October 1991 Revised May 2000

SCAN18245T Non-Inverting Transceiver with 3-STATE Outputs

General Description

The SCAN18245T is a high speed, low-power bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Dual output enable control signals
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number		Packag	ge Description
SCAN18245TSSC	MS56A	56-Lead Shrink Sma	all Outline Package	(SSOP), JEDEC MO-118, 0.300 Wi
Devices also available i	n Tape and Reel. Specify	by appending the suffix let	ter "X" to the ordering co	ode.
Connectior	n Diagram		Pin Desc	riptions
	TMS 1 56	- TDI	Pin Names	Description
	B1 ₀ 2 55		A1 ₍₀₋₈₎	Side A1 Inputs or 3-STATE Outputs
	DIR1 3 54		B1 ₍₀₋₈₎	Side B1 Inputs or 3-STATE Outputs
	B11 - 4 53 -		A2 ₍₀₋₈₎	Side A2 Inputs or 3-STATE Outputs
	B1 ₂ 5 52 GND 6 51			
	B1 ₃ - 7 50		B2 ₍₀₋₈₎	Side B2 Inputs or 3-STATE Outputs
	B14 8 49		G1, G2	Output Enable Pins
	V _{CC} 9 48	- V _{CC}	DIR1, DIR2	Direction of Data Flow Pins
	B1 ₅ - 10 47	- A15		
	BI ₆ 11 46	•		
	GND - 12 45			
	B1 ₇ - 13 44 B1 ₈ - 14 43			
	B1 ₈ 14 43 B2 ₀ 15 42	-		
	B2 ₁ - 16 41	-		
	GND - 17 40			
	B2 ₂ 18 39	- A22		
	B2 ₃ - 19 38	- A23		
	V _{CC} 20 37			
		- A24		
	B2 ₅ - 22 35 GND - 23 34			
	GND - 23 34 B2 ₆ - 24 33			
	B2 ₆ 24 33 B2 ₇ 25 32			
	DIR2 26 31	,		
	B2 ₈ 27 30	- A2 ₈		
	TDO 28 29	- тск		

FAIRCHILD

SEMICONDUCTOR

Truth Table

Inp	uts	A1 (0_9)	B1 (0.9)
G1	DIR1	AI (0-0)	ы(0-0)
L	L	Н	~	-	Н
L	L	L	÷	-	L
L	Н	Н	_	÷	Н
L	н	L	-	÷	L
Н	Х	Z			Z

Inp	outs	A2 (0–8)		B2 (0, 9)
G2	DIR2	A2 (0 0)		B2 (0–8)
L	L	Н	÷	— Н
L	L	L	÷	– L
L	Н	Н	-	→ H
L	Н	L	_	→ L
Н	Х	Z		Z


H= HIGH Voltage Level


L= LOW Voltage Level

Functional Description

The SCAN18245 consists of two sets of nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B Ports to A Ports, when

HIGH enables data from A Ports to B Ports. The Output Enable pins ($\overline{G1}$ and $\overline{G2}$) when HIGH disables both A and B Ports by placing them in a high impedance condition.






Note: BSR stands for Boundary Scan Register.

Tap Controller

X= Immaterial

Z= High Impedance




Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 *Figure 10–11* for a further description of scan cell TYPE1 and *Figure 10–12* for a further description of scan cell TYPE2.)


Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.



The INSTRUCTION register is an eight-bit register which captures the value 00111101.

The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18245T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.



 Instruction Code
 Instruction


 00000000
 EXTEST

 10000001
 SAMPLE/PRELOAD


 10000010
 CLAMP

 00000011
 HIGHZ

 All Others
 BYPASS



SCAN18245T



www.fairchildsemi.com

4

Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Typ
79	DIR1	3	Input	TYPE1		35	B1 ₀	2	Input	TYPE1	
78	G1	54	Input	TYPE1		34	B1 ₁	4	Input	TYPE1	
77	AOE ₁		Internal	TYPE2		33	B1 ₂	5	Input	TYPE1	
76	BOE ₁		Internal	TYPE2	Control	32	B1 ₃	7	Input	TYPE1	
75	DIR2	26	Input	TYPE1	Signals	31	B1 ₄	8	Input	TYPE1	B1–i
74	G2	31	Input	TYPE1		30	B1 ₅	10	Input	TYPE1	
73	AOE ₂		Internal	TYPE2		29	B1 ₆	11	Input	TYPE1	
72	BOE ₂		Internal	TYPE2		28	B1 ₇	13	Input	TYPE1	
71	A1 ₀	55	Input	TYPE1		27	B1 ₈	14	Input	TYPE1	
70	A1 ₁	53	Input	TYPE1		26	B2 ₀	15	Input	TYPE1	
69	A1 ₂	52	Input	TYPE1		25	B2 ₁	16	Input	TYPE1	
68	A1 ₃	50	Input	TYPE1		24	B2 ₂	18	Input	TYPE1	
67	A1 ₄	49	Input	TYPE1	A1–in	23	B2 ₃	19	Input	TYPE1	
66	A1 ₅	47	Input	TYPE1		22	B2 ₄	21	Input	TYPE1	B2–i
65	A1 ₆	46	Input	TYPE1		21	B2 ₅	22	Input	TYPE1	
64	A1 ₇	44	Input	TYPE1		20	B2 ₆	24	Input	TYPE1	
63	A1 ₈	43	Input	TYPE1		19	B27	25	Input	TYPE1	
62	A2 ₀	42	Input	TYPE1		18	B2 ₈	27	Input	TYPE1	
61	A2 ₁	41	Input	TYPE1		17	A1 ₀	55	Output	TYPE2	
60	A2 ₂	39	Input	TYPE1		16	A1 ₁	53	Output	TYPE2	
59	A2 ₃	38	Input	TYPE1		15	A1 ₂	52	Output	TYPE2	
58	A24	36	Input	TYPE1	A2–in	14	A1 ₃	50	Output	TYPE2	
57	A25	35	Input	TYPE1		13	A14	49	Output	TYPE2	A1–o
56	A2 ₆	33	Input	TYPE1		12	A1 ₅	47	Output	TYPE2	
55	A2 ₇	32	Input	TYPE1		11	A1 ₆	46	Output	TYPE2	
54	A2 ₈	30	Input	TYPE1		10	A17	44	Output	TYPE2	
53	B1 ₀	2	Output	TYPE2		9	A1 ₈	43	Output	TYPE2	
52	B1 ₁	4	Output	TYPE2		8	A2 ₀	42	Output	TYPE2	
51	B1 ₂	5	Output	TYPE2		7	A2 ₁	41	Output	TYPE2	
50	B1 ₃	7	Output	TYPE2		6	A2 ₂	39	Output	TYPE2	
49	B1 ₄	8	Output	TYPE2	B1-out	5	A2 ₃	38	Output	TYPE2	
48	B1 ₅	10	Output	TYPE2		4	A24	36	Output	TYPE2	A2–o
47	B1 ₆	11	Output	TYPE2		3	A2 ₅	35	Output	TYPE2	
46	B1 ₇	13	Output	TYPE2		2	A2 ₆	33	Output	TYPE2	
45	B1 ₈	14	Output	TYPE2		1	A27	32	Output	TYPE2	
44	B2 ₀	15	Output	TYPE2		0	A2 ₈	30	Output	TYPE2	
43	B2 ₁	16	Output	TYPE2			-		1		
42	B2 ₂	18	Output	TYPE2							
41	B23	19	Output	TYPE2							
40	B2 ₄	21	Output	TYPE2	B2-out						
39	B25	22	Output	TYPE2							
38	B2 ₆	24	Output	TYPE2							
37	B2 ₇	25	Output	TYPE2							
36	B2 ₈	27	Output	TYPE2							

SCAN18245T

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_CC +0.5V
DC Output Source/Sink Current (I _O)	±70 mA
DC V _{CC} or Ground Current	
Per Output Pin	±70 mA
Junction Temperature	
SSOP	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
ESD (Min)	2000V

Recommended Operating Conditions

Supply Voltage (V _{CC})	
SCAN Products	4.5V to 5.5V
Input Voltage (VI)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	TA =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} –0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or V _{CC} –0.1V
V _{OH}	Minimum HIGH	4.5		3.15	3.15	V	
	Output Voltage	5.5		4.15	4.15	v	$I_{OUT} = -50 \ \mu A$
	(Note 2)	4.5		2.4	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4	2.4	v	I _{OH} = -32 mA
		4.5		2.4		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4		v	I _{OH} = -24 mA
V _{OL}	Maximum LOW	4.5		0.1	0.1	V	
	Output Voltage	5.5		0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
	(Note 2)	4.5		0.55	0.55	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55	0.55	v	I _{OL} = 64 mA
		4.5		0.55		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55		v	I _{OL} = 48 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
I _{IN}	Maximum Input Leakage	5.5		2.8	3.6	μA	$V_I = V_{CC}$
TDI, TMS				-385	-385	μΑ	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μA	$V_I = GND$
OLD	Minimum Dynamic	5.5		94	94	mA	$V_{OLD} = 0.8V$ Max
I _{OHD}	Output Current (Note 3)			-40	-40	mA	V _{OHD} = 2.0V Min
OZT	Maximum I/O						V_{I} (OE) = V_{IL} ,
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_{IH}V_I = V_{CC}$, GND
							$V_0 = V_{CC}, GND$
I _{OS}	Output Short Circuit Current	5.5		-100	-100	mA (min)	$V_{O} = 0V$
I _{CC}	Maximum Quiescent	5.5		16.0	88	μA	V _O = HIGH
	Supply Current	0.0		10.0	00	μΑ	TDI, TMS = V_{CC}
		5.5		750	820		V _O = HIGH
		0.0		750	020	μA	TDI, TMS = GND

DC Electrical Characteristics (Continued)

DC Electrical Characteristics (Continued)								
Symbol	Parameter	V _{CC}	$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$		$T_A=-40^\circ C$ to $+85^\circ C$	Units	Conditions	
Symbol	Faianetei	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
I _{CCt}	Maximum I _{CC} Per Input	5.5		2.0	2.0	mA	$V_{I} = V_{CC} - 2.1V$	
							$V_{I} = V_{CC} - 2.1V$	
		5.5		2.15	2.15	mA	TDI/TMS Pin,	
							test one with the	
							other floating	

Note 2: All outputs loaded; thresholds associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

Symbol	Parameter	V _{cc}	T_A = -	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units
Symbol	Falance	(V)	Тур	Guaran	teed Limits	Units
V _{OLP}	Maximum HIGH Output Noise (Note 5)(Note 6)	5.0	1.0	1.5		V
V _{OLV}	Minimum LOW Output Noise (Note 5)(Note 6)	5.0	-0.6	-1.2		V
V _{OHP}	Maximum Overshoot (Note 4)(Note 6)	5.0	V _{OH} +1.0	V _{OH} +1.5		V
V _{OHV}	Minimum V _{CC} Droop (Note 4)(Note 6)	5.0	V _{OH} -1.0	V _{OH} -1.8		V
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level (Note 4)(Note 7)	5.5	1.6	2.0	2.0	V
V _{ILD}	Maximum LOW Dynamic Input Voltage Level (Note 4)(Note 7)	5.5	1.4	0.8	0.8	V

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Electrical Characteristics

		v _{cc}		$T_A = +25^{\circ}C$		T _A =-40°C	to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	1.6		7.9	1.6	8.5	
t _{PHL}	A to B, B to A		1.6		7.9	1.6	8.8	ns
t _{PLZ} ,	Disable Time	5.0	1.2		8.6	1.2	9.5	ns
t _{PHZ}			1.2		8.5	1.2	9.0	115
t _{PZL} ,	Enable Time	5.0	1.6		11.0	1.6	12.0	
t _{PZH}			1.6		8.5	1.6	9.5	ns

Note 8: Voltage Range 5.0 is 5.0V \pm 0.5V.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

SCAN18245T

AC Electrical Characteristics

		V _{CC}		$T_A = +25^{\circ}C$		T _A =-40°C	C to +85°C	
Symbol	Parameter	(V)		C _L = 50 pF		C _L =	50 pF	Units
		(Note 9)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.8		13.2	2.8	14.5	
t _{PHL}	TCK to TDO		2.8		13.2	2.8	14.5	ns
t _{PLZ} ,	Disable Time	5.0	2.0		11.5	2.0	11.9	
t _{PHZ}	TCK to TDO		2.0		11.5	2.0	11.9	ns
t _{PZL} ,	Enable Time	5.0	2.4		14.5	2.4	15.8	
t _{PZH}	TCK to TDO		2.4		14.5	2.4	15.8	ns
t _{PLH} ,	Propagation Delay	5.0	4.0		18.0	4.0	19.8	
t _{PHL}	TCK to Data Out		4.0		18.0	4.0	19.8	ns
t _{PHL}	During Update-DR State							ns ns ns ns ns ns ns
t _{PLH} ,	Propagation Delay		4.0		18.6	4.0	20.2	
t _{PHL}	TCK to Data Out	5.0	4.0		18.6	4.0	20.2	ns
	During Update-IR State							
t _{PLH} ,	Propagation Delay	5.0	4.4		19.9	4.4	21.5	
t _{PHL}	TCK to Data Out		4.4		19.9	4.4	21.5	ns
	During Test Logic							
	Reset State							
t _{PLZ} ,	Propagation Delay	5.0	3.2		16.4	3.2	18.2	
t _{PHZ}	TCK to Data Out		3.2		16.4	3.2	18.2	ns
	During Update-DR State							
t _{PLZ} ,	Propagation Delay	5.0	2.8		18.0	2.8	19.3	
t _{PHZ}	TCK to Data Out		2.8		18.0	2.8	19.3	ns
	During Update-IR State							
t _{PLZ} ,	Propagation Delay	5.0	2.8		18.4	2.8	20.0	-
t _{PHZ}	TCK to Data Out		2.8		18.4	2.8	20.0	ns
	During Test Logic							
	Reset State							
t _{PZL} ,	Propagation Delay	5.0	4.0		18.9	4.0	20.9	-
t _{PZH}	TCK to Data Out		4.0		18.9	4.0	20.9	ns
	During Update-DR State							
t _{PZL} ,	Propagation Delay	5.0	3.2		19.9	3.2	21.7	-
t _{PZH}	TCK to Data Out		3.2		19.9	3.2	21.7	ns
	During Update-IR State							
t _{PZL} ,	Propagation Delay	5.0	3.6		21.3	3.6	23.3	
t _{PZH}	TCK to Data Out		3.6		21.3	3.6	23.3	ns
	During Test Logic							
	Reset State							

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

		V _{CC}	T _A = +25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	C _L = 50 pF	C _L = 50 pF	Units
		(Note 10)	Guaran	teed Minimum	
s	Setup Time, H or L	5.0	0.0	0.0	ns
	Data to TCK (Note 11)				
н	Hold Time, H or L	5.0	6.5	6.5	ns
	TCK to Data (Note 11)				
s	Setup Time, H or L	5.0	0.0	0.0	ns
	G1, G2 to TCK (Note 12)	010	0.0	010	
н	Hold Time, H or L	5.0	4.0	4.0	ns
	TCK to G1, G2 (Note 12)	5.0	4.0	4.0	113
s	Setup Time, H or L	5.0	0.0	0.0	ns
	DIR1, DIR2 to TCK (Note 13)	5.0	0.0	0.0	113
н	Hold Time, H or L	5.0	4.0	4.0	ns
	TCK to DIR1, DIR2 (Note 13)	5.0	4.0	4.0	115
s	Setup Time, H or L				
	Internal AOE _n , BOE _n	5.0	1.0	1.0	ns
	to TCK (Note 14)				
н	Hold Time, H or L				
	TCK to Internal AOE _n ,	5.0	4.0	4.0	ns
	BOE _n (Note 14)				
s	Setup Time, H or L				
-	TMS to TCK	5.0	7.0	7.0	ns
Н	Hold Time, H or L				
	TCK to TMS	5.0	2.0	2.0	ns
s	Setup Time, H or L				
0	TDI to TCK	5.0	1.0	1.0	ns
н	Hold Time, H or L				
п	TCK to TDI	5.0	3.5	3.5	ns
w	Pulse Width	5.0			
	H	0.0	15.0	15.0	ns
			5.0	5.0	10
MAX	Maximum TCK				
MAX	Clock Frequency	5.0	25	25	MHz
T _{PU}	Wait Time,				
۰PU	Power Up to TCK	5.0	100	100	ns
г	Power Down				
T _{DN}	Fower Down	0.0	100	100	ms

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 11: Timing pertains to the TYPE1 BSR and TYPE2 BSR after the buffer (BSR 0-8, 9-17, 18-26, 27-35, 36-44, 45-53, 54-62, 63-71).

Note 12: Timing pertains to BSR 74 and 78 only.

Note 13: Timing pertains to BSR 75 and 79 only.

Note 14: Timing pertains to BSR 72, 73, 76 and 77 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

SCAN18245T

Extended AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C, V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$ 18 Outputs Switching (Note 15)			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 5.0V \pm 0.5V$ $C_{L} = 250 \text{ pF}$ (Note 16)	
		Min	Тур	Max	Min	Max	
t _{PLH,}	Propagation Delay	2.5		10.5	3.5 12.0		
t _{PHL}	Data to Output	2.5		10.5	3.5	13.5	ns
t _{PZH} ,	Output Enable Time	2.5		10.5	(Note 17)		ns
t _{PZL}		2.5		13.5			
t _{PHZ,}	Output Disable Time	2.0		9.5	(Note 18)		ns
t _{PLZ}		2.0		10.0			
t _{OSHL}	Pin to Pin Skew		0.5	1.0		1.0	
(Note 19)	HL Data to Output		0.5	1.0		1.0	ns
toslh	Pin to Pin Skew		0.5 1.0	1.0	10	1.0	20
(Note 19)	LH data to Output		0.5 1.0		1.0		ns

Note 15: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 16: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 17: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 18: The Output Disable Time is dominated by the RC network (500Ω , 250 pF) on the output and has been excluded from the datasheet.

Note 19: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Pin Capacitance	4	pF	V _{CC} = 5.0V
C _{I/O}	Input/Output Capacitance	20	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	41	pF	V _{CC} = 5.0V

